Phase noise and jitter modeling for fractional-N PLLs
نویسنده
چکیده
Abstract. We present an analytical phase noise model for fractional-N phase-locked loops (PLL) with emphasis on integrated RF synthesizers in the GHz range. The noise of the crystal reference, the voltage-controlled oscillator (VCO), the loop filter, the charge pump, and the sigma-delta modulator (SDM) is filtered by the PLL operation. We express the rms phase error (jitter) in terms of phase noise of the reference, the VCO phase noise and the third-order loop filter parameters. In addition, we consider OFDM systems, where the PLL phase noise is reduced by digital signal processing after down-conversion of the RF signal to baseband. The rms phase error is discussed as a function of the loop parameters. Our model drastically simplifies the noise optimization of the PLL loop dynamics.
منابع مشابه
Noise in Phase-Locked Loops [Invited]
Jitter and phase noise properties of phase-locked loops (PLL) are analyzed, identifying various forms of jitter and phase noise in PLLs. The effects of different building blocks on the jitter and phase noise performance of PLLs are demonstrated through a parallel analytical and graphical treatment of noise evolution in the phaselocked loop.
متن کاملA 0.048mm 3mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique
Phase-locked loops (PLLs) are a crucial building block in modern Systems-onChip (SoCs), which contain microprocessors, I/O interfaces, memories, power management, and communication systems. Fully synthesizable PLLs [1-2], designed using a pure digital design flow, have been proposed to reduce the design cost and allow easier integration. To achieve high-frequency resolution, PLLs are required t...
متن کاملPhase-Noise Cancellation Design Tradeoffs in Delta–Sigma Fractional-N PLLs
A theoretical analysis of a recently proposed phasenoise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in fractionalphasedlocked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are deriv...
متن کاملFractional-N Frequency Synthesis: Overview and Practical Aspects with FIR-Embedded Design
This paper gives an overview of fractionalN phase-locked loops (PLLs) with practical design perspectives focusing on a ∆Σ modulation technique and a finite-impulse response (FIR) filtering method. Spur generation and nonlinearity issues in the ∆Σ fractional-N PLLs are discussed with simulation and hardware results. High-order ∆Σ modulation with FIR-embedded filtering is considered for low noise...
متن کاملA Low Jitter Vco and Frequency Divider for Frequency Synthesizer Applications
Timing information in the form of clock or oscillator signals play a critical role in most modern applications. The timing jitter or uncertainty in the timing information presents a serious limitation in the achievable system performance. For instance, timing errors can degrade the signal-to-noise ratio (SNR) of an A/D converter, limit the speed of a digital I/O interface or the bit error rate ...
متن کامل